

FIG. 1

10 memory cell array (MA)

BLT0 BLN0 BLT1 BLN1 BLT2 BLN2 ... BLTj BLNj BLTj+1 BLNj+1

WLi PLi

WLO PLO

WLR PLR

SAP

MCi0 MCi1 MCi2 ... MCij MCij+1

MCO0 MCO1 MCO2 ... MCOj MCOj+1

MCRA0 MCRA1 MCRA2 ... MCRAj MCRAj+1

sense amp SA0 sense amp SA1 sense amp SA2 ... sense amp SAj sense amp SAj+1

DR0 DR1 DR2 ... DRj DRj+1

D0 D1 D2 ... Dj Dj+1

Y selection signal → Y0, Y1, ... Ym

Y selection circuit

control circuit

I/O line

Fig. 2




Fig. 3




Fig. 4




Fig. 5







Fig. 6









**Fig. 9**




Fig. 10




Fig. 11





Fig. 12



**Fig. 13**




Fig. 14




Fig. 15




Fig. 16







Fig. 17






Fig. 19




Fig. 20




Fig. 21






Fig. 22



## 2310 redundant decoder



PRIOR ART

Fig. 24

